

SCANNING ELECTRON MICROSCOPE INDUCED ELECTRICAL BREAKDOWN OF TUNGSTEN WINDOWS IN INTEGRATED CIRCUIT PROCESSING

David M. Shuttleworth*
Agere Systems, Orlando, Florida

Mary Drummond Roby
Texas Instruments, Dallas, Texas

Abstract

Interaction of inline SEM inspections with tungsten window-1 integrity were investigated. Multiple SEMs were utilized and various points in the processing were inspected. It was found that in certain circumstances inline SEM inspection induced increased window-1 contact resistance in both source/drain and gate contacts, up to and including electrical opens for the source/drain contacts.

1. Introduction

As device dimensions steadily decrease in integrated circuit manufacturing, the use of scanning electron microscopy (SEM) has increasingly replaced optical microscopy for defect detection and defect analysis. Yet, the interaction between the electron beam, the surface scanned, and the further processing of the die is relatively unknown. A recent incident, however, challenged the assumption that in-line SEM inspection is electrically innocuous. The defects in Figure 1 were reviewed with a SEM after window-1 tungsten CMP. After a post-inspection wet clean, it was observed that a line of tungsten windows to N-source/drain that were previously intact were now cored. It appeared that the SEM had triggered corrosion of the plugs along the path the SEM took traveling from one defect to the next (Figure 2).




Figure 1: SEM Inspection of Processing Defect At Window-1 Level, After Tungsten CMP




Figure 2: Same Defect as Figure 1, after Post-SEM Clean - The Tungsten Plugs Are Cored Where the SEM Beam Impinged (Optical and SEM Images.)

A study was undertaken to determine what, if any, implications SEM imaging of an in-process wafer has on the electrical integrity of the scanned areas. Attention was focused on the tungsten window-1 module.

Section 2 describes the experimental methodology including the SEMs used and the processing steps at which the wafers underwent inspection. Section 3 describes the results including the IV data and physical analysis. The conclusions are discussed in Section 4 including a brief consideration of physical failure mechanisms, and future directions of study.

2. Experimental

The SEMs

The SEMs used in this study are currently in common use in modern IC fabs. The first SEM is a model ES20XP scanning E-beam inspection system manufactured by KLA-Tencor. The beam conditions used for this SEM were acceleration voltage of 800eV, and a probe current of 66 nanoamperes. The second SEM is a SEMVision CX manufactured by Applied Materials, using an acceleration voltage of 1000eV, and a probe current of 58 picoamperes. The third SEM is a model JWS 7515 wafer inspection system manufactured by JEOL, using an acceleration voltage of 2500eV and probe current of 10pA. The field of view for the ES20 was 10 μ m by 10 μ m, for a total scanned area of 100 μ m². The field of view

for the SEMVISION was $3\mu\text{m}$ by $3\mu\text{m}$, for a total scanned area of $9\mu\text{m}^2$. The field of view for the JEOL was $3.25\mu\text{m}$ by $2.5\mu\text{m}$ for a total scanned area of $8.125\mu\text{m}^2$. For the SEMVISION and JEOL, the dwell time on each site was 17 ± 1 second. For the ES20, the dwell time on each site was 328 milliseconds. Multiplying the probe current by the scan time and dividing by the scan area yields the total electron dose per square micron. As such, the calculated doses are for the ES20 $1.35\text{E}+09$ electrons/ μm^2 , for the SEMVISION $6.84\text{E}+8$ electrons/ μm^2 , and for the JEOL $1.31\text{E}+8$ electrons/ μm^2 . These details are summarized in Table 1.

Table 1: SEM Scanning Conditions for the Five Stitches in Experiment One

SEM	Vacc	Probe Current	Field of View	Scan Area	Scan Time	Total Electron Dose electrons/ μm^2
ES20XP	800eV	66nA	$10\mu\text{m}$ X $10\mu\text{m}$	$100\mu\text{m}^2$	328 msec	$\sim 1.35\text{E}+09$
SEMvision CX	1000eV	58pA	$3\mu\text{m}$ X $3\mu\text{m}$	$9\mu\text{m}^2$	17 sec	$\sim 6.84\text{E}+08$
Jeol JWS7515	2500eV	10pA	$3.25\mu\text{m}$ X $2.5\mu\text{m}$	$8.125\mu\text{m}^2$	17 sec	$\sim 1.31\text{E}+08$

The Test Structures

Two wafers (wafers 01 and 02) were processed through metal-1, capped and pulled from the line for electrical testing and analysis. The wafer layout consists of a total of 76 flash fields laid out in 10 rows by 11 columns. Figure 33 depicts the wafer with row labels. Row 1 and 10 did not undergo SEM inspection at any time. Rows 2 and 3 underwent ES20 inspection. Rows 4 and 5 underwent JEOL inspection. Rows 6 and 7 underwent SEMVISION inspection. Rows 8 and 9 underwent inspection by all three SEMs at precisely the same spots on the stitches so that the inspections overlapped.




Figure 3: Wafer Layout Identifying SEM Inspection Row

The two silicon wafers were processed to dielectric one. SEM imaging was performed on a total of five different window-1 stitches. A stitch is a two-point test structure with 2000 windows at nominal sizing, connected in series such that any single open contact will cause the entire structure to fail. There was a 2000 window stitch for each of the following types of windows:

- Wn-1 between Mtl-1 and 1.5V N+-Source/Drain in P-Tub
- Wn-1 between Mtl-1 and 1.5V P+-Source/Drain in N-Tub
- Wn-1 between Mtl-1 and 3.3V N+-Source/Drain in P-Tub
- Wn-1 between Mtl-1 and 3.3V P+-Source/Drain in N-Tub
- Wn-1 between Mtl-1 and 1.5V N-doped gate stack.

The layout of the source/drain stitch is seen in Figure 4. There are 2000 windows laid out at $0.20\mu\text{m}$ X $0.20\mu\text{m}$. The metal pads are $0.24\mu\text{m}$ in width with a $0.02\mu\text{m}$ extension on either side of the window and an extension beyond window of $0.06\mu\text{m}$.




Figure 4: Schematic of 2000-Window Source/Drain Stitch

The Processes Inspected

The battery of SEM scans were performed at four points in the processing. These scan points were:

- Scan Area 1: On the oxide of dielectric-1, after Wn-1 pattern and plasma etch and clean, prior to Wn-1 IMP Ti/TiN liner deposit
- Scan Area 2: After Wn-1 IMP Ti/TiN liner deposition prior to CVD tungsten deposition
- Scan Area 3: After Wn-1 tungsten CMP and clean prior to Metal-1 stack deposition
- Scan Area 4: After metal-1 patterning and etch

The four areas of the stitches scanned by the SEMs are indicated in Figure 5. It should be noted here that metal-1 was intentionally misaligned in both the X and Y direction by $\sim 80\mu\text{m}$. This amount of misalign is the upper limit of the specification for overlay tolerance and will allow for the underlying plug to be exposed. This can be seen in the final SEM image of Figure 5. To restate, this amount of overlay is within the technology specification. After the two wafers completed the fourth run of SEM inspections, they were split.

One wafer received a post-metal wet clean, and then dielectric caps were deposited. The second wafer did not receive the wet clean, but went directly to caps deposition after SEM scan #4. Either process fell within the normal process flow of this technology.




Figure 5: SEM Scan Locations after (1) Window Etch, (2) Window Liner Deposition, (3) Tungsten CMP, (4) Metal-1 Etch, With Accompanying SEM Image

After caps were deposited on metal-1 and caps were patterned, the two wafers were pulled from the line along with additional wafers from the same wafer lot to be used as controls. All wafers then underwent IV testing.

2. Results and Discussion

IV Results

The electrical resistance of the 2000 window-1 stitches for each of the five window-1 types is presented in the following five figures and five tables




Figure 6: Oneway Analysis of Win-1 to 1.5V NSD Stitch Resistance By SEM Inspection, With Quartile Plot

Table 2: Total Resistance Mean, Standard Deviation, and Quartiles of The Win-1 to 1.5V NSD Stitch Resistance By SEM Inspection (Units of KiloHms)

Level	Number	Mean	StdDev	Min	Quantiles					
					10%	25%	Median	75%	90%	Max
.Control	218	190.0	123.5	168.7	171.8	174.7	179.5	187.8	194.7	2000.0
.None	12	199.5	4.6	191.3	192.2	195.7	199.2	204.2	205.5	205.7
ES20	32	189.8	11.0	172.5	175.5	181.0	189.5	196.4	208.2	213.3
JEOL	36	178.2	7.9	168.8	168.6	170.6	177.2	184.1	190.9	194.5
SEMVision	36	178.1	7.9	168.6	169.2	172.3	176.4	183.4	191.3	197.0
SEMVision+ES20+JEOL	30	15734.5	84841.4	185.9	187.8	196.2	225.1	274.5	370.6	464940.0




Figure 7: Oneway Analysis of Win-1 to 3.3V NSD Stitch Resistance by SEM Inspection, With Quartile Plot

Table 3: Total Resistance Mean, Standard Deviation, and Quartiles of the Win-1 to 3.3V NSD Stitch Resistance By SEM Inspection (Units of Kiloohms)

Level	Number	Mean	StdDev	Min	Quantiles					
					10%	25%	Median	75%	90%	Max
Control	218	918E+07	138E+09	1681	1710	1741	1796	1885	1966	200E+10
None	12	2019	49	1959	1960	1980	2010	2046	2111	2136
ES20	32	1896	117	1713	1742	1803	1890	1969	2075	2168
JEOL	36	1780	84	1665	1679	1704	1764	1853	1910	1952
SEMvision	36	1781	89	1674	1684	1718	1754	1841	1889	1995
SEMvision+ES20+JEOL	30	167E+05	64E+05	1862	1886	2028	2284	3263	3635	300E+06




Figure 8: Oneway Analysis of Win-1 to 1.5V PSD Stitch Resistance By SEM Inspection, With Quartile Plot

Table 4: Total Resistance Mean, Standard Deviation, and Quartiles of the Win-1 to 1.5V PSD Stitch Resistance By SEM Inspection (Units of Kiloohms)

Level	Number	Mean	StdDev	Min	Quantiles					
					10%	25%	Median	75%	90%	Max
Control	218	138E+06	208E+07	4375	4998	4763	5008	5627	6340	300E+08
None	12	606	578	5206	5261	5567	6079	6642	6831	6868
ES20	32	571	398	4938	5208	5336	5714	6078	6281	6410
JEOL	36	546	543	4752	4800	5007	5379	5897	6226	6833
SEMvision	36	572	800	4782	4879	5006	5550	6302	6636	8560
SEMvision+ES20+JEOL	30	3442	7882	5364	5654	6411	9014	14845	95721	34254




Figure 9: Oneway Analysis of Win-1 to 3.3V PSD Stitch Resistance By SEM Inspection, With Quartile Plot

Table 5: Total Resistance Mean, Standard Deviation, and Quartiles of The Win-1 to 3.3V PSD Stitch Resistance By SEM Inspection (Units of Kiloohms)

Level	Number	Mean	StdDev	Min	Quantiles					
					10%	25%	Median	75%	90%	Max
Control	219	539	108	449.1	466.7	484.2	509.4	561.2	636.0	1572
None	12	980	1260	532.2	538.3	562.1	642.3	661.2	3689	4979
ES20	32	582	40	501.5	531.7	545.6	582.0	614.7	638.0	663.7
JEOL	36	568	103	479.5	493.4	508.6	551.2	593.9	649.0	1090
SEMvision	36	630	326	483.8	496.7	515.5	575.2	640.7	663.7	2498
SEMvision+ES20+JEOL	30	271795	1141549	560.2	601.0	643.4	961.9	3276	70857	600000




Figure 10: Oneway Analysis of Win-1 to Poly-Silicon Gate Stack Stitch Resistance By SEM Inspection, With Quartile Plot

Table 6: Total Resistance Mean, Standard Deviation, and Quartiles of The Win-1 Poly-Silicon Gate Stack Stitch Resistance By SEM Inspection (Units of Kiloohms)

Level	Number	Mean	StdDev	Min	Quantiles					
					10%	25%	Median	75%	90%	Max
Control	219	41.93	2.02	36.69	38.91	40.25	42.30	43.72	44.36	45.19
None	12	43.38	3.55	39.17	39.25	40.63	42.40	46.84	48.96	49.07
ES20	32	42.48	2.38	37.90	38.46	40.61	42.96	44.31	45.64	45.97
JEOL	36	43.11	1.67	40.06	40.68	41.96	43.34	44.37	45.21	46.45
SEMvision	36	43.23	2.32	38.27	39.78	41.05	43.85	45.03	45.91	47.18
SEMvision+ES20+JEOL	30	1245	6661.5	41.53	43.34	45.80	47.33	48.61	50.44	35986

It is evident from quartile plots for the four thinox stitches, that the sites that received SEM inspection by all three SEMs have considerable disturbances in resistance. The mean, median and standard deviation of the stitch resistance for the combined cell is significantly greater than any of the other cells of the experiment as well as the control cell. While the upper and lower quartiles for all but the combined SEM NSD stitches fall between approximately 170 and 200 k Ω for both the 1.5V and 3.3V, the NSD quartiles for the combined SEM cell fall between ~200 and 325k Ω . While the upper and lower quartiles for all but the combined SEM PSD stitches fall between approximately 475 and 650 k Ω for both the 1.5V and 3.3V, the PSD quartiles for the combined SEM cell fall between ~640 and 3300 k Ω . In addition, for the four source/drain stitches approximately 10% of the combined SEM structures have measured resistances in the megohms up to and including electrical opens. For the other five cells the few opens that occurred were obvious outliers and the distributions were much tighter. Scanning electron microscope imaging has caused the electrical failure of window-1 to source/drain contacts.

For the window-1 stitch to gate, there is also a statistically significant increase in measured resistance, however, the gate stitches did not show the high number of catastrophic failures that the source/drain stitches showed. Figure 11 replots the window-1 to poly stitch excluding a single outlier data point from the combined SEM cell.




Figure 11: Oneway Analysis of Win-1 to Poly-Silicon Gate Stack Stitch Resistance By SEM Inspection, Excluding a Single Outlier Point From Combined SEM Cell

In this case, the mean of the combined SEM cell increased from ~43k Ω to ~47k Ω as compared to the other experimental cells, which is an increase of only ~9%. In addition, the standard deviation remained similar between the cells with no increased spread in the distribution of the resistances for the combined SEM cell. This percentage increase may seem inconsequential, but if it can be assumed that only one of the four scan points was responsible for the increase (not necessarily a safe assumption) then that 4k Ω resistance was caused by a scan area of only a few square microns, encompassing twenty windows or less. This is, potentially, an average increase of 200 Ω per contact, for a gate contact resistance that normally measures ~10 Ω per contact.

In summary, inline SEM inspection of window-1 test structures by multiple SEM inspections on the same tester caused significant increases in contact resistance, up to and including electrical opens. This phenomenon occurred on five different types of window-1 test structures on two separate wafers.

Physical Analysis

PVC imaging was attempted in order to isolate some of the failing windows. This method has been used with great success in locating failing windows between metal levels as well as windows to gate. Unfortunately, no voltage contrast imaging was detectable from the source/drain stitches. It is speculated that the charge build up that should occur on the floating side of the stitch is dissipated by the junction leakage of the N+ to P_{sub} or P+ to N_{sub} junctions underneath the window-1 contacts.

Multiple random FIB cross-sections were then taken from failing stitches. The locations of the cuts were the four scan areas as detailed in

Figure 5. A representative STEM for each of the four scan areas on a failing PSD stitch can be seen in Figure 12.




Figure 12: Scanning TEM Cross-Sectional Micrographs of the Four SEM Scan Areas From Electrically Open Failing Stitches

The random cross-sections did not identify either the failure locations or the failure mechanism. In fact, cross-sections indicate well formed and filled windows, with no apparent foreign interfaces, between silicon and liner, between liner and tungsten, or between tungsten and Ti/TiN barrier.

Multiple failing stitches were then deprocessed by CHF_3 plasma etch of the caps. The metal-1 aluminum was then etched away in an HCl bath, and the Ti/TiN barrier was polished off via CMP. Top-down SEM images of these failed stitches were taken.




Figure 13: Top-Down SEM of the Four Scanned Areas on a Failing 3.3V PSD Stitch After the Removal of Metal-1 – Tungsten Coring Evident In Scan Area #1




Figure 14: Top-Down SEM of the Four Scanned Areas On a Failing 1.5V PSD Stitch After the Removal of Metal-1 – Tungsten Coring Evident In Scan Area #1




Figure 15: Top-Down SEM of the Four Scanned Areas On a Failing 3.3V NSD Stitch After the Removal of Metal-1 – Tungsten Coring Evident In Scan Area #1




Figure 16: Top-Down SEM of the Four Scanned Areas On a Failing 3.3V NSD Stitch After the Removal of Metal-1 – Tungsten Coring Evident In Scan Area #1

Top-down SEM imaging of the failing source/drain stitches gives an indication that the source of the electrical variation may be in SEM scanning of the oxide surface (scan #1) prior to the window Ti/TiN liner. High magnification images of these windows clearly indicate incomplete tungsten fill.




Figure 17: High Magnification SEM Images of Incompletely Filled Window-1 in Scan Area #1.

In some instances, the area that received SEM scans after liner deposition (scan #2) also showed some degree of incomplete fill. Scan areas #3 and #4 did not show any coring; rather the windows appeared to be correctly filled. Because the precise location of the failing window was not pinpointed, the incompletely filled windows must be considered circumstantial, but they are at the very least an indication of the process step which is most detrimental to submit to inline SEM inspection

4. Conclusions and Future Work

The impact of SEM inspection on IC processing integrity was investigated. An example of SEM induced electrical failure of a window-1 contact was reported. It was found that in the event of multiple SEM inspections of a source/ drain contact at various points in the wafer processing, the electrical resistance of the inspected structures increased dramatically - up to and including electrical opens.

The physical failure mechanism will most likely fall into one of three categories:

1. The SEM deposits a thin hydrocarbon interfacial film that disrupts the electrical integrity of the thin films
2. SEM interaction disrupts the normal deposition of the thin film or the normal structural integrity of the thin film
3. The SEM injects a stored charge on the sample surface that upon subsequent processing drives electrochemical/galvanic corrosion of one of the metal thin films.

The fact that source/drain stitches showed catastrophic fails and a wide distribution of resistance whereas the poly stitches showed neither catastrophic fails nor a wide distribution in resistances would argue against the first premise. A purely physical deposition of a carbon 'burn' mark would not preferentially choose a patterned oxide over thinox versus a patterned oxide over gate stack. In fact because the aspect ratio of the gate contact is less than for the S/D contact it might be expected that carbon deposition would be more detrimental to the gate contact. Likewise a hydrocarbon interface between Ti/TiN liner and tungsten or between tungsten and metal barrier, would not be expected to preferentially deposit over a thinox stitch as compared to a poly stitch.

As to the second premise, thin film perturbations, several mechanisms are conceivable that could account for the observations. Source/ drain contact resistance relies on the silicidation of the deposited Ti/TiN window liner to form an ohmic contact. For the window to gate contact, the tungsten plug is landing on a deposited metal silicide in the gate stack. Therefore Ti-silicidation is not a requirement for good ohmic contact. A hydrocarbon interface between silicon and liner could retard or prevent the silicidation reaction of the source/drain contact. This mechanism would not explain the evident coring of the plugs in the Scan #1 and Scan #2 areas, since the tungsten nucleation and deposition would not be disturbed. However, since the tungsten coring is

circumstantial the aforementioned mechanism can not be eliminated. Alternatively, a charge field injected into the oxide by the SEM prior to Ti/TiN liner deposition could impact the coherence of that liner. The impinging titanium is ionized, and therefore would be subject to electrical fields associated with the surface. The sidewall thickness of the window is on the order of only tens of angstroms, so even minor alterations of the liner deposition could lead to discontinuous coverage over the sidewall. An incoherent liner could impact the nucleation of tungsten, which would explain the cored plugs. Additionally, hydrocarbon deposition on the surface of the liner could also disrupt the nucleation of tungsten, which could explain the cored tungsten. The disruption of tungsten nucleation, would not however, be expected to occur preferentially over thinox as compared to poly, furthermore the tungsten deposition in this process is generally considered to be self-nucleating.

Finally, the third premise appears quite feasible. Stored charge driven electrochemical corrosion has been reported for both the tungsten plugs and the titanium metal barrier. In fact the observations made by Lee et al [10] agree with the electrical findings of this study: plugs electrically connected to the source/ drains failed whereas plugs terminating at gate did not. The argument against this premise is that the findings of this paper generally found completely voided windows, whereas the deprocessed stitches in this study showed only slight perturbations if any at all. Even so, the third premise seems most likely in light of the Lee finding.

Ample opportunity exists for future directions of investigation, First and probably foremost, independent corroboration of the phenomenon would be invaluable. While the conditions used in this study were entirely within the process guidelines, the SEM dwell times were particularly long: margin studies for dwell time, and beam conditions would therefore be interesting. Beyond that, investigation using a single window kelvin cross-bridge structure would be valuable in that any fails would be isolated to a single window for simple STEM analysis. The question also arises as to why only stitches from the combined cell failed. Obviously, the total electron dose is greatest for that cell, but there could also be a beam interaction involved. Namely, the Jeol SEM is operating at 2500eV which is above the crossover point, where the total number of incident electrons equals the total number of ejected electrons. For non-grounded dielectrics, electrons will be injected into the surface and the surface will develop a negative potential. On the other hand, the other two SEMs were operating below the crossover point, where more electrons are emitted than are incident, and a net positive potential will develop on the surface non-grounded dielectrics [2].

Acknowledgements

The support of this work by Agere Systems, and the assistance of Cathy Vartuli and Ben Rossie for the STEM work, Greg Brown, Brad Albers, and many others is greatly appreciated.

References

1. J. Lee, J. Chung, H. Park, T.W. Seo, S. Park, U. Chung, G. Kang, M. Lee, *Plasma Charge-Induced Corrosion of Tungsten-Plug Vias in CMOS devices*” *Proceedings of the IEEE 1999 International Interconnect Technology Conference*, 273-275 San Francisco (1999)
2. J.I. Goldstein, D.E. Newbury, P. Echlin, D. Joy, A.D. Romig Jr, C.E. Lyman, C. Fiori, E. Lifshin, *Scanning Electron Microscopy and X-Ray Microanalysis: A Text For Biologists, Materials Scientists, and Geologists Second Edition*, Plenum Press, New York (1992)